Microwave Semiconductor Devices

and pasive in mixers First division: a) active, and b) pasive. Active devices used in amplifiers and oscillators

tacts conduct current in both directions, unlike the rectifying one. The only difference is in metal used and/or type of material used for semiconductor Two types of metal contacts to semiconductor: ohmic and rectifying. Ideal ohmic con-

control Schottky diode: simple, easy to fabricate and usefull all the way to THz region! Also forms a gate in MESFETs. Used in Si as well as GaAs (or III-V compounds in general). It is a ${f unipolar}$ device, $\it i.e.$ only electrons (holes) are involved in conduction and its

different materials. A few definitions: Energy Band Diagram: Unlike the p-n junction, here we have contact between two

Fermi Level: energy level at which probability of finding an electron is 0.5

Electron afinity: energy required to excite electron from the conduction band edge to the vacuum level (i.e.outside of the semiconductor)

Work function: energy required to excite electron from the Fermi level to the vacuum level







Fermi levels must line up in equilibrium! In addition, vacuum level must be continuous (see diagrams)

Barrier height $q\phi_{Bn} = q(\phi_m - \chi)$ in n-type semic., or $q\phi_{Bp} = E_g - q(\phi_m - \chi)$

states in the forbidden bandgap. Measured barrier heights are different from the above equation. Reasons: surface

electric field and space charge are zero outside the depletion layer. band edge E_C . Standard approximation: abrupt junction, which means that Analysis is similar to p-n junction and we need to determine the barrier height: $V_{bi}=$ $\phi_{Bn} - V_n$, where V_n is the potential difference between Fermi level E_F and conduction

$$W = \sqrt{\frac{2\epsilon_s}{qN_D}(V_{bi} - V)} \tag{1}$$

$$\mathcal{E}(x)| = \frac{qN_D}{\epsilon_s}(W - x) = \mathcal{E}_m - \frac{qN_D}{\epsilon_s}x$$

$$\psi(x) = \frac{qN_D}{M_D}\left[W_x - \frac{1}{\epsilon_s}x^2\right] - \phi_{B_m}$$
(2)

$$\psi(x) = \frac{x - \omega}{\epsilon_s} \left[W x - \frac{1}{2} x^2 \right] - \phi_{Bn} \tag{3}$$

where V is applied voltage (> 0 for forward bias, < 0 for reverse bias), and \mathcal{E}_m is the

maximum field $\mathcal{E}_m = 2(V_{bi} - V)/W$.





as change of charge per change of voltage: Another important characteristic of Schottky diode is its capacitance, which is defined

$$C = \left|\frac{\partial Q_{sc}}{\partial V}\right| = \sqrt{\frac{q\epsilon_s N_D}{2(V_{bi} - V)}} = \frac{\epsilon_s}{W} \quad F/cm^2 \tag{4}$$

This can be further rewritten as:

$$\frac{1}{C^2} = \frac{2(V_{bi} - V)}{q\epsilon_s N_D} \qquad \frac{-d(1/C^2)}{dV} = \frac{2}{q\epsilon_s N_D} \tag{5}$$

the impurity distribution and the built-in potential directly. The measurements of the capacitance C per unit area as a function of voltage provides

I-V Characteristics

we have drift and diffusion. Here another mechanism takes over: thermionic emission. current. The mechanism of electron transport is different than in p-n junction where Unlike p-n junction, in Schottky diode only the majority carriers contribute to the

scribes average energy of an ensemble of electrons semiconductor to metal $(s \rightarrow m)$. Remember that electron temperature dethe potential barrier and either go from metal into semiconductor (m
ightarrow s) or from Thermionic emission describes those electrons that are energetic enough to overcome





<u>___</u>



and conduction band edge, $i.e.n = N_C \exp\left(-\frac{E_C - E_F}{kT}\right)$. At the surface of Schottky diode, we know that $E_C - E_F = q\phi_{Bn}$ and can, therefore, write: the semiconductor surface n_s . Remember that electron concentration is proportional to the density of states N_C and exponentially dependent on difference between Fermi level In equilibrium $(V_{applied}=0)$ two electron flows must cancel each other, $i.e.J_{m
ightarrow s}=0$ $-J_{s
ightarrow m}$. Both of these components are proportional to the electron concentration at

$$|J_{m \to s}| = |J_{s \to m}| = C_1 N_C \exp\left(-\frac{q\phi_{Bn}}{kT}\right)$$
(6)

where C_1 is a proportionality constant.

voltage. Not surprisingly, this dependence is again exponential Outside of equilibrium $(V_{applied} \neq 0)$ we must have some dependence of n_s on applied

$$n(s) = N_C \exp\left(-\frac{q(\phi_{Bn} - V_F)}{kT}\right) \tag{7}$$

change relative to equilibrium. On the other hand, $J_{s
ightarrow m}$ changes quite dramatically, on whether the electron is coming from metal or from semiconductor. If the electron is coming from the metal, the barrier does not change which implies that $J_{m
ightarrow s}$ does not reduced (increased); however, the barrier for electron flow is very different, depending in proportion to the above equation for n_s . When forward (reverse) bias is applied, the potential difference between two sides is







The net current across the junction is

$$J = J_{s \to m} - J_{m \to s} = C_1 N_C \exp\left(-\frac{q\phi_{Bn}}{kT}\right) \left[\exp\left(\frac{qV_F}{kT}\right) - 1\right]$$
(8)

to A^*T^2 , where A^* is called the effective Richardson constant and T is temperature For reverse bias, V_F is replaced by $-V_R$. Furthermore, the coefficient C_1N_C is equal The constant terms can be collected in one constant resulting in

$$J = J_s \left[\exp\left(\frac{qV}{kT}\right) - 1 \right] \text{ and } J_s \equiv A^* T^2 \exp\left(-\frac{q\phi_{Bn}}{kT}\right)$$
(9)

operation conditions it is much smaller than the electron component (why?) resulting to the semiconductor. This injection is the same as in $p^+ - n$ junction. In normal In Schottky diodes there is a hole current which is due to hole injection from the metal in a unipolar operation.

drop across the metal-semiconductor interface. This is only approximately true in real emission or tunneling ohmic contacts. Two techniques are used: 1. utilizing a metal with low barrier height Ideal ohmic contact should conduct in either direction and should not have any voltage (ϕ_{Bn}) , and 2. high doping. The conduction can be dominated by either thermionic





Ċ



The JFET

common and the principle of operation is very similar. Why bother with JFET? It is good introduction to MESFETs which are much more

shrinks or opens up the channel for electrons to flow through. The wider the channel, is called drain, the name "gate" is used for control gate, and the other contact, which the smaller the resistance and vice versa. See simplified picture. The output electrode is usually grounded, is called source. JFET is basically a resistor that has a control gate. Voltage applied at the control gate

channel in the equilibrium? polarities are reversed, but p-channel is very rarely used. What is the resistance of a Under normal operating conditions $V_G \leq 0$ and $V_D \geq 0$ (why?). For p-channel device,

$$R = \rho \frac{L}{A} = \frac{L}{q\mu_n N_D A} = \frac{L}{2q\mu_n N_D Z(a - W)}$$
(10)

where N_D is donor concentration, A is the cross-sectional area for current flow (=2Z(a-W)), and W is the depletion layer width of upper and lower p-n junctions.

Case a); keep $V_G pprox 0$ and V_D small. Then $I_D = V_D/R$. Output current I_D varies linearly with output voltage V_D







side it is exactly equal to zero. junction is more reverse biased than it is at the source side. This can be simply seen the channel. This results in higher potential near the drain contact and lower potential difference between channel and gate is going to vary: near the drain the gate-channel near the source contact. Since we now allow V_D to increase at will, the potential taken into account: the voltage difference between drain and source must occur along from evaluating $V_{G-channel}$: at the drain side it is equal to $V_D~(>0)$ but on the source Case b): $V_G pprox 0, \, V_D$ is allowed to change up to "pinch-off." The following must be

 \sum_{D} increase of current should decrease as drain voltage is increased, i.e. R increases with Therefore Case b) results in variable resistance R, and we can expect that the rate of

saturation voltage $V_{D,sat}$ and is calculated from and the device enters the saturation region. Voltage at which this happens is called Case c): the two depletion regions touch at the drain side. This is called pinch-off,

$$V_{D,sat} = \frac{qN_D a^2}{2\epsilon_s} - V_{bi} \quad \text{for } V_G = 0 \tag{11}$$







source are completely (almost) isolated from each other by a depletion region. This injected into the collector depletion region. At pinch-off a large drain current flows, called saturation current $I_{D,sat}$ and drain and is similar to the situation in BJT where electrons, after traversing the base region, are

since the potential drop is from point P to source is still the same and the resistance point P at which the potential is equal to $V_{D,sat}$ is pushed away from drain into the channel. So long as the change of the channel length is small compared to the channel extend the deplation region away from the drain and into the channel region. The plained as follows: Any increase of V_D above saturation voltage is used up only to Beyond the pinch-off increase in V_D cannot increase I_D any more. This can be exlength (so called long channel approximation), the current is still going to be $I_{D,sat}$ (to the first order) is unchanged.

gate voltage source, but from now on when V_G is used it means the magnitude of the applied same reasoning as above applies. To obtain $V_{D,sat}$ the value of V_G must be subtracted, bias in n-channel device). Important: gate voltage is actually negative with respect to *i.e.*saturation voltage decreases with increase in magnitude of V_G ($V_G < 0$ for reverse If the gate is reverse biased, that only makes the starting resistance R larger, but the







I-V Characteristics

Derivation of I_D vs. V_D, V_G proceedes as follows:

1. find the voltage drop across a small cross-section of the channel

$$dV = I_D dR = \frac{I_D dy}{2q\mu_n N_D Z[a - W(y)]} \text{ or }$$
(12)
$$I_D dy = \frac{9}{2q\mu_n N_D Z[a - W(y)]} \text{ or }$$
(12)

$$I_D dy = 2q\mu_n N_D Z[a - W(y)]dV$$
(13)

(recall the expression for R).

2. for abrup p-n junction the deplation layer width is

$$W(y) = \sqrt{\frac{2\epsilon_s[V(y) + V_G + V_{bi}]}{qN_D}}$$
(14)

3. variations of voltage and depletion layer width are related through (take square of above, take total differential of both sides)

$$dV = \frac{qN_D}{\epsilon_s} W dW \tag{15}$$





4. substitute dV into eq. for current and integrate (or, thihk of it as summation) with respect to y from y=0 to y=L. This results in

$$\begin{split} I_{D} &= \frac{1}{L} \int_{W_{1}}^{W_{2}} 2q \mu_{n} N_{D} Z(a-W) \frac{q N_{D}}{\epsilon_{s}} W \ dW \\ & \cdots \\ &= I_{P} \left[\frac{V_{D}}{V_{P}} - \frac{2}{3} \left[\frac{V_{D} + V_{G} + V_{bi}}{V_{P}} \right]^{3/2} + \frac{2}{3} \left[\frac{V_{G} + V_{bi}}{V_{P}} \right]^{3/2} \right] \end{split}$$

where $I_P=Z\mu_nq^2N_D^2a^3/(\epsilon_sL)$ and junction at the drain end when $W_2 = a$. $V_P = q N_D a^2 / (2\epsilon_s)$. V_P is called pinch-off voltage, *i.e.* it is the voltage across the

Two distinct regions: a) Linear region, and b) Saturation region.

 ${f Linear\ region}$: assumption is $V_D \ll V_G + V_{bi}$ and the full equation can be approximated by

$$D \simeq \frac{I_P}{V_P} \left[1 - \sqrt{\frac{V_G + V_{bi}}{V_P}} \right] \tag{16}$$







One interesting parameter: output (channel) conductance, defined as $\partial I_D/\partial V_D$ with V_G kept constant

$$g_D = \frac{I_P}{V_P} \left[1 - \sqrt{\frac{V_G + V_{bi}}{V_P}} \right] \tag{17}$$

What is the value of g_D beyond pinch-off?

Saturation region: evaluate drain current at pinch-off point — it stays constant for any V_D above saturation volgate $V_{D,sat} = V_P - V_G - V_{bi}$

$$D_{,sat} = I_P \left[\frac{1}{3} - \frac{V_G + V_{bi}}{V_P} + \frac{2}{3} \left[\frac{V_G + V_{bi}}{V_P} \right]^{3/2} \right]$$
(18)

constant. Another important parameter is transconductance $g_m = \partial I_D / \partial V_G$ with V_D kept

$$g_m = \frac{I_P}{V_D} \left[1 - \sqrt{\frac{V_G + V_{bi}}{V_D}} \right] \tag{19}$$

L





Parasitics, Equivalent Circuit etc

currents and voltages. Assuming that a.c. amplitudes are small (satisfied by definition) bias point. We will treat the currents as unknown variables and voltages as known. it seems appropriate to expand the d.c. quantities into Taylor series around a particular First we have to find out a.c. currents and voltages based on our knowledge of d.c. From this we conclude that

$$\tilde{i}_D = \frac{\partial I_D}{\partial V_D}\Big|_{V_G} \tilde{v}_D + \frac{\partial I_D}{\partial V_G}\Big|_{V_D} \tilde{v}_G = g_D \tilde{v}_D + g_m \tilde{v}v_G$$
(20)

If the series resistances are included, by inspection we write:

$$\tilde{v}_{DS} = \tilde{v}_{D'S'} - (R_S + R_D)\tilde{i}_D \qquad \tilde{v}_{GS} = \tilde{v}_{G'S'} - R_S\tilde{i}_D \qquad (21)$$

which yields output current

$$\tilde{i}_{D} = \left| \frac{g_{m}}{1 + R_{S}g_{m} + (R_{S} + R_{D})g_{D}} \right| \tilde{v}_{G'S'}
+ \left| \frac{g_{D}}{1 + R_{S}g_{m} + (R_{S} + R_{D})g_{D}} \right| \tilde{v}_{D'S'}$$
(22)
(23)





expressed as: Unity current gain frequency (f_T) — name describes it all! It is, quite generally, Check out the equivalent circuits: idealized and more realistic (low/high frequency)

$$f_T = \frac{g_m}{2\pi C_{in}} \tag{24}$$

Jmax. model, we can easily see that $C_{in} = C_{GS} + C_{GD}$. For power amplification we will use where C_{in} is total input capacitance as seen by signal at gate contact. In our, simplified,





Equivalent Circuit

gate; it should be neglegible, but if the diode is near turn-on, that may not hold gate resistance, $R_S{=}$ source resistance. G_{π} is a measure of leakage current on the See fig for simple eq. circuit. In addition to intrinsics, some parasitic elements: $R_G=$

 C_G . Capacitance between gate and drain $= C_{DG}$. They can be obtained from Gate-source capacitance $C_{GS} = C_G - C_{DG}$. Total input capacitance on the gate

$$C_G = \frac{\partial Q_G}{\partial V_{GS}}\Big|_{V_{DS}} \text{ and } C_{DG} = -\frac{\partial Q_G}{\partial V_{DS}}\Big|_{V_{GS}}$$
(25)

across depletion layer, parasitic that is not. C_{DG} contains both intrinsic and parasitic components: intrinsic for the part that is

Intrinsic components: g_{mi} intrinsic transconductance

$$g_{mi} = \frac{\partial I_{DS}}{\partial V_{GS}}\Big|_{V_{DS}} = \frac{\partial I_{DS}}{\partial Q_G}\Big|_{V_{DS}} \frac{\partial Q_G}{\partial V_{GS}}\Big|_{V_{DS}} = \frac{C_G}{\tau}$$
(26)

 g_{mi} measures transistor's gain. For max. g_m we need to minimize au (sounds familiar?). Note: cannot avoid capacitance; it is an intrinsic part of the device

Further components: output conductance and capacitance







 f_T as usual; for max. frequency of oscillation we have:

$$f_{max} = \frac{f_T}{2\sqrt{G_0(R_G + R_S) + 2\pi f_T C_{DG} R_G}}$$
(27)

design calls for restricted get-finger width. Problem: phase delay along the gate finger. quirement: eff. length should not be significantly different from physical length. Gate Basic structure: see fig. Effective gate length definition and channel thickness. Re-Rule of thumb: Z/2 $< \lambda/16$. 5mm at 1 GHz down to 50 μm at 100 GHz

parallel). Furthermore, temperature must not be allowed to rise above certian level, For microwaves: impedance matching imposes some limits (connecting MESFETs in which reduces the number of cells. Final resort: use circuit combining

DC characteristics

channel of thickness a As for JFETs, pinchoff voltage $V_P = q N_D a^2/(2\epsilon_s) =$ voltage needed to deplete the

depletion mode devices). Threshold voltage: onset of current conduction. $V_T \,=\, V_{bi}\,-\,V_P.$ (all of this for

devices, V_T is slightly above 0V (they are depleted in equilibrium). Depletion vs. enhancement mode (normally on and normally off). For enahncement







and drain provide more currents at highest gate voltage. Breakdown - avalanching between gate 0.7V. Depletion devices have thicker channel regions and/or higher doping. They also The max. gate voltage for both cases is limited by forward biasing the gate: cca

Saturation region in fig. Saturation current for $V_{GS} = 0$ is called I_{DSS} .

saturates due to velocity saturation, not as in long channel case. For this to occur we need only 5-10 kV/cm in the channel. Also, dipole formation. Different model for small devices, based on velocity saturation (fig) . Here the current

$$I_{DS} = qv_s Z N_D(a-h) = qav_s Z N_D \left(1 - \sqrt{\frac{V_{bi} - V_{GS}}{V_P}}\right)$$
(28)

which gives expressions for transconductance:

$$g_{mi} = \frac{v_s \epsilon_s Z}{a} \sqrt{\frac{V_P}{V_{bi} - V_{GS}}} = v_s Z \sqrt{\frac{q N_D \epsilon_s}{2(V_{bi} - V_{GS})}}$$
(29)

