Classes about computer architecture with projects using Verilog from Santa Clara University

Classes about using tools and design languages, both VHDL and VERILOG, use of Warp and other tools that we use

Classes about VLSI design, using tools and design languages, both VHDL and VERILOG, from Taiwan.

VERILOG Trainer from Taiwan.