

## Sequential Statements

- > Variable assignment statement
- Signal assignment
- > If statement
- Case statement
- > Loop statement
- Next statement

- Exit statement
- Null statement
- Procedure call
  - statement
- Return statement
- Assertion statement

## >Variable

# assignment

## statement

# Signal assignment

## Variable assignment statement

#### <u>Variable\_assignment\_statement</u> ::= target:=expression;

```
architecture RTL of VASSIGN is
signal A, B, J : bit_vector(1 downto 0);
signal E, F, G : bit;
begin
   p0: process (A, B, E, F, G, J)
     variable C, D, H, Y : bit_vector(1 downto 0);
     variable W, Q : bit_vector(3 downto 0);
     variable Z
                         : bit_vector(0 to 7);
     variable X : bit;
     variable DATA
                         : bit_vector(31 downto 0);
    begin ...
    end process
 end RTL:
```

## Variable assignment statement

- ▶ p0 : process (A, B, E, F, G, J)
- ► -- A, B, J, D, H : bit\_vector
- ▶ begin
- ► C := "01";
- $\succ X := E \text{ nand } F;$
- $\succ Y := H \text{ or } J;$
- > Z(0 to 3) := C & D;
- > Z(4 to 7) := (not A) & (A nor B);
- ► D := ('1', '0');
- > W :=  $(2 \text{ downto } 1 \implies G, 3 \implies '1', \text{ others } \implies '0');$
- > DATA := (others => '0');
- end process;

-- E, F, G : bit

The same signal G goes to two bits

Make note of mapping notation again



### <u>Signal\_assignment\_statement ::=</u>

target<=[transport]waveform\_element{,waveform\_element};</pre>

#### waveform\_element::=

value\_expression[after time\_expression]|null[after time\_expression]

p0: process (A, B)

begin

Y <= A nand B after 10 ns;

X <= transport A nand B after 10 ns;

end process;

p1 : process

begin

A <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns; B <= '0', '1' after 30 ns, '0' after 35 ns, '1' after 50 ns; wait for 80 ns;

end process;

### Signal assignment statement



FIGURE 4.1 Inertial and transport delay.

The optional keyword transport specifies a transport delay rather than an inertial delay.

- Inertial delays are characteristic of switching circuits.
- ► A pulse with a duration shorter than the switching time of the circuit will not be transmitted in **transport**.









p1 : process begin  $A \ll 0'$ , '1' after 20 ns, '0' after 40 ns, '1' after 60 ns;  $B \ll 0'$ , '1' after 30 ns, '0' after 35 ns, '1' after 50 ns; wait for 80 ns; end process; end RTL;



FIGURE 4.1 Inertial and transport delay.



entity DRIVER is end DRIVER; architecture RTL of DRIVER is signal A : integer; begin pa : process begin A <= 3, 5 after 20 ns, 7 after 40 ns, 9 after 60 ns; wait for 30 ns; A <= 2, 4 after 20 ns, 6 after 40 ns, 8 after 60 ns; wait for 50 ns; end process; end RTL;

#### >Differences between **variables** and **signals**

#### 1. Where declared

- Local variables are declared and only visible <u>inside a process</u> or a subprogram.
- ► **Signals** <u>cannot be declared inside a process</u> or a subprogram.

#### 2. When updated

- A local variable is <u>immediately updated</u> when the variable assignment statement is executed.
- ► A signal assignment statement <u>updates the signal driver</u>.
- ➤ The new value of the signal is <u>updated when the process is</u> <u>suspended.</u>

- 3. Variables are cheaper to implement in VHDL simulation since the evaluation of drivers is not needed. They require less memory.
- Signals communicate among concurrent statements. Ports declared in the entity are signals. Subprogram arguments can be signals or variables.
- 5. A signal is used to indicate an interconnect (net in a schematic). A local variable is used as a temporary value in a function description.

#### 6. A local variable is very useful to factor out common parts of complex equations to reduce the mathematical calculation.

#### 7.

- ► The right-hand side of a <u>variable assignment</u> statement is an <u>expression</u>.
- > There is no associated time expression.
- The right-hand side of a signal assignment statement is a sequence of waveform elements with associated time expressions.

entity SIGVAL is

port (

CLK, D : in bit;

FF2, FF3 : out bit;

Y : out bit\_vector(7 downto 0)); end SIGVAL;

architecture RTL of SIGVAL is

signal FF1, SIG0, SIG1 : bit; begin

p0 : process (D, SIG1, SIG0)

variable VAR0, VAR1 : bit;

begin VAR0 := D:VAR1 := D;  $SIG0 \ll VAR0;$ SIG1 <= VAR1:  $Y(1 \text{ downto } 0) \leq VAR1 \& VAR0;$ Y(3 downto 2) <= SIG1 & SIG0; VAR0 := not VAR0;VAR1 := not VAR1;SIG0 <= not VAR0;  $SIG1 \leq not D;$ Y(5 downto 4) <= VAR1 & VAR0;  $Y(7 \text{ downto } 6) \le SIG1 \& SIG0;$ end process;



#### Y <= (S1, S0, ~D, ~D, S1, S0, D, D)



FIGURE 4.3 Simulation waveform for variables and signals.

/SIGVAL/clk

SIGVALId

/SIGVAL/poWAR0

/SIGVAL/b0WAR1

/SIGVAL/sid

/SIGVAL/sig

/SIGVAL/y(7:0)

SIGVAL/H

SIGVAL/H2

/SIGVAL/p2/v3

/SIGVAL/H

p1 : process begin wait until CLK'event and CLK = '1'; FF1 <= D; FF2 <= FF1; end process; p2 : process variable V3 : bit; begin wait until CLK'event and CLK = '1'; V3 := D; FF3 <= V3; end process; end RTL;

C D V0 V1 S0 S1 Y F1 F2 V3 F3

40 80 120 180 180

FIGURE 4.3 Simulation waveform for variables and signals.

entity TEMP is variable V : integer; end TEMP; begin architecture RTL of TEMP is V := (B\*C + D\*E\*F + G);signal A, B, C, D, E, F, G, Y, Z : integer;  $Y \le A + V; Z \le A - V;$ begin end process; **p0** : process (A, B, C, D, E, F, G) end RTL1: architecture RTL2 of TEMP is begin  $Y \le A + (B*C + D*E*F + G);$ signal A, B, C, D, E, F, G, Y, Z : integer;  $Z \le A - (B*C + D*E*F + G);$ signal V : integer; end process; begin end RTL; **p0** : process (A, B, C, D, E, F, G) architecture RTL1 of TEMP is begin  $V \le (B^*C + D^*E^*F + G);$ signal A, B, C, D, E, F, G, Y, Z : integer; begin  $Y \le A + V; Z \le A - V;$ **p0** : process (A, B, C, D, E, F, G) end process; end RTL2;