# **Design Methodology** for Implementing a **Micro-controller** in an FPGA.



### Outline

#### Introduction

# Design Process - From goals to implementation

Results

### Inroduction

Background Information
Microcontrollers VS. Microprocessors
Intel 8031 defined
Goals of the Design Process

## **Background Information**

modeling a microcontroller, the 8031implementing the design in an FPGA

#### **MicroControllers versus MicroProcessors**

MicroP's are a general purpose machine MicroC's are a true computer on a chip MicroP's need additional components to make a complete system MicroC's have all necessary features including, ROM, RAM, parallel I/O, etc.

# Project focal point, Intel 8031

#### 8-bit CPU

- Extensive Boolean processing
- 64K Data & Memory Space
- 128 bytes of on-chip Data Ram
- 32 bidirectional/individually addressable I/O lines
- 2 16-bit timer/counters
  - Full Duplex UART
  - 6-source/5-vector interrupt structure

intel.

#### HARDWARE DESCRIPTION OF THE 8051, 8062 AND 80C51



Intel 8031 Architecture Overview



Figure 1. MCS-51 Architectural Block Diagram

# Goals of the Design Process

- To develop an accurate behavioral model of 8031 in VHDL
- To develop an accurate <u>*RTL VHDL model</u>* of the 8031</u>
- Synthesize the RTL model
  - Successfully **implement** the synthesized model in a **Xilinx FPGA**

# The Design Process, Part 1

#### **Define** the following:

- register structure,
- instruction set,
- addressing modes.
- Construct a table showing register transfers and State Machine graph
  - Design the control state machine
  - Write *behavioral VHDL code* based on the above completed tasks

Simulate execution to verify accurate modeling

## The Design Process, Part 2

Develop block diagram of major units and determine control signals **Rewrite VHDL** based on previous step Again, simulate execution to verify model Make needed changes in code for Synthesis **Synthesize the controller** from the VHDL code Download bit stream file to FPGA for *hardware* verification

# Step 1, Define Register Structure, Instruction Set, & Addressing Modes



Mnemonic	Operation	A	ddressin	g Modes		Execution
		Dir	Ind	Reg	Imm	Time (uS)
ADD A, <byte></byte>	A=A+ <byte></byte>	X	X	X	X	1
ADDC	$A = A + \langle byte \rangle + C$	Χ	X	Χ	Χ	1
A, <byte></byte>						
SUBB A,	A=A- <byte>-C</byte>	X	Χ	X	X	1
<byte></byte>						
INC A	A=A+1	I	Accumul	ator only	7	1
INC <byte></byte>	<pre>dyte&gt;=<byte>+1</byte></pre>	Χ	Χ	X		1
INC DPTR	DPTR = DPTR + 1		Data Poi	nter only	•	2
DEC A	A=A-1	1	Accumul	ator only	7	1
DEC <byte></byte>	<pre>dyte&gt;=dyte&gt;-1</pre>	X	X	X		1
MUL AB	$\mathbf{B:A} = \mathbf{B}\mathbf{X}\mathbf{A}$	1	ACC and	l B only		4
DIV AB	A = Int [A/B]	1	ACC and B only			4
	B = Mod [A/B]					
DA A	Decimal Adjust	1	Accumulator only			1

#### Logical Instructions

Mnemonic	Operation	Addr	Addressing Modes			Execution
		Dir	Ind	Reg	Imm	Time (uS)
ANL A, <byte></byte>	A = A.AND. <byte></byte>	X	Χ	X	X	1
ANL <byte>,A</byte>	<byte> = <byte> .AND. A</byte></byte>	X				1
ANL <byte>, #data</byte>	<byte> = <byte> .AND. # data</byte></byte>	X				2
ORL A, <byte></byte>	$A = A \cdot OR. \langle byte \rangle$	X	X	X	X	1
ORL <byte>,A</byte>	<byte>=<byte>.OR. A</byte></byte>	X				1
ORL <byte>, #data</byte>	<byte> = <byte> .OR. # data</byte></byte>	X				2
XRL A, <byte></byte>	A = A . XRL. <byte></byte>	X	X	X	X	1
XRL <byte>,A</byte>	<byte> = <byte> .XRL. A</byte></byte>	X				1
XRL <byte>, #data</byte>	<byte> = <byte> .XRL. # data</byte></byte>	X				2
CRL A	A=00H	Acc	umulat	or only		1
CPL A	A=.NOT. A	Acc	umulat	or only		1
RL A	Rotate ACC Left 1 bit	Accumulator only		1		
RLC A	Rotate Left through Carry	Accumulator only		1		
RR A	Rotate ACC Right 1 bit	Accumulator only			1	
RRC A	Rotate Right through Carry	Accumulator only		1		
SWAP A	Swap Nibbles in A	Acc	umulat	or only		1

#### Internal Data Memory Data Transfer

Mnemonic	Operation	Addressing Modes				Execution
		Dir	Ind	Reg	Imm	Time (uS)
MOV A, <src></src>	$A = \langle src \rangle$	Х	Х	X	Х	1
MOV <dest>,A</dest>	$\langle dest \rangle = A$	Х	Х	X		1
MOV <dest>, <src></src></dest>	<dest> = <src></src></dest>	Х	Χ	X	Х	2
MOV DPTR,#data16	DPTR = 16-bit imm constant				X	1
PUSH <src></src>	INC SP: MOV "@SP": DEC SP	Х				1
POP <dest></dest>	MOV <dest>, "@SP": DEC SP</dest>	Х				2
XCH A, <byte></byte>	ACC and <byte> exchange byte</byte>	Х	Х	X		1
XCHD A,@Ri	ACC and @Ri exchange low		Χ			1
	nibbles					

#### External Data Memory Data Transfer

Address Width	Mhemonic	Operation	Execution
			Time (uS)
8 bits	MOVXA, @Ri	Read external	2
		Ram@Ri	
8 bits	MOVX @RI, A	Write external	2
		RAM@Ri	
16 bits	MOVXA,@DPIR	Read external	2
		RAM@DPIR	
16 bits	MOVX @DPIR,A	Read external	2
		RAM@DPIR	

#### Lookup Table Read Instructions

Mnemonic	Operation	Execution Time (uS)
MOVC A, @A + DPTR	Read Pgm Memory at(A + DPTR)	2
MOVC A,@A + PC	Read Pgm Memory at(A + PC)	2

#### **Boolean Instructions**

Mnemonic	Operation	Execution
		Time (uS)
ANL C,bit	C = C.AND. bit	2
ANL C,/bit	C = C.AND. .NOT. bit	2
ORL C,bit	$\mathbf{C} = \mathbf{C} \cdot \mathbf{OR}$ . bit	2
ORL C,/bit	C = C .ORNOT. bit	2
MOV C,bit	$\mathbf{C} = \mathbf{bit}$	1
MOV bit,C	bit = C	2
CLR C	$\mathbf{C} = 0$	1
CLR bit	bit = 0	1
SETB C	C=1	1
SETB bit	bit = 1	1
CPL C	C=.NOT.C	1
CPL bit	bit = .NOT. bit	1
JC rel	Jump if C = 1	2
JNC rel	Jump if bit = 0	2
JB bit,rel	Jump if bit = 1	2
JNB bit,rel	Jump is bit = 0	2
JBC bit,rel	Jump if bit = 1; CLR bit	2

#### **Unconditional Jumps**

Mnemonic	Operation	Execution
		Time (uS)
JMP addr	Jump to addr	2
JMP @A + DPTR	Jump to A + DPTR	2
CALL addr	Call subroutine at addr	2
RET	Return from subroutine	2
RETI	Return from interrupt	2
NOP	No operation	1

#### **Conditional Jumps**

Mnemonic	Operation	Ad	Addressing Modes		Execution	
		Dir	Ind	Reg	Imm	Time (uS)
JZ rel	Jump if $A = 0$	A	ccumula	tor only		2
JNZ rel	Jump is $A \neq 0$	A	Accumulator only			2
DJNZ <byte>,rel</byte>	Decrement and jump	X		Х		
	is not zero					
CJNE A, <byte>,rel</byte>	Jump if A ≠ <byte></byte>	Х			Х	
CJNE <byte>, #data,rel</byte>	Jump if <byte> ≠ # data</byte>		X	Х		2

# Step 1 - Addressing Modes

#### Direct Addressing

 Only internal Data Ram and external Ram and SFR's can be directly addressed

#### Indirect Addressing

- Both internal and external Ram can be indirectly addressed
- The address register for 8-bit addresses can be R0 or R1 of the current register bank, or the Stack Pointer
  - The address register for 16-bit addresses can be only be the 16-bit "data pointer" register, DPTR

# Step 1 - Addressing Modes

#### Register Addressing

- Opcodes that use register addressing use a single byte for identifying the instruction and the register
- One of four banks is selected at execution time by the two bank select bits in the PSW

#### Immediate Addressing

 The value of a constant can follow the opcode in Program Memory

# Step 2 - Register Transfer Table

		1 <sup>st</sup> Cycle	2 <sup>nd</sup> Cycle	3 rd Cycle	4 <sup>th</sup> Cycle
Addressing Mode					
Immediate	Add A, #data	{fetch}	{addr1}		
			$Tmp1 \leftarrow mem(PC)$	$(\mathbf{A} \leftarrow \mathbf{A} + \mathbf{Tmp1})$	
			$PC \leftarrow PC + 1$		
Direct	Add A, Direct	{fetch}	{addr1}	{data}	
			$Rar \leftarrow mem(PC)$	$Tmp1 \leftarrow Ram(Rar)$	$(\mathbf{A} \leftarrow \mathbf{A} + \mathbf{Tmp1})$
			$PC \leftarrow PC + 1$		
Direct	MOV Direct, A	{fetch}	{addr1}	{RamWrite}	
			$Rar \leftarrow mem(PC)$	$Ram(Rar) \leftarrow A$	
			$PC \leftarrow PC + 1$		
Register	Add A, Rn	{fetch}	{addr1}	{data}	
			$Rar \leftarrow mem(PC)$	$Tmp1 \leftarrow Ram(Rar)$	$(\mathbf{A} \leftarrow \mathbf{A} + \mathbf{Tmp1})$
			$PC \leftarrow PC + 1$		
Indirect	Add A, @Ri	{fetch}	{addr1}	{data}	
			$Rar \leftarrow mem(PC)$	$Tmp1 \leftarrow Ram(Rar)$	$(\mathbf{A} \leftarrow \mathbf{A} + \mathbf{Tmp1})$
			$PC \leftarrow PC + 1$		
	LJMP	{fetch}	{addr1}	{addr2}	
			$MarH \leftarrow mem(PC)$	$PCL \leftarrow mem(PC)$	
			$PC \leftarrow PC + 1$	PCH ← MarH	

## Step 2 - State Machine Graph



# Step 3, 4 Design the control state machine and Write behavioral VHDL

VHDL code was written based on State
 Machine Flow Graph and Register Transfer
 Table

Step 5, Simulate model to verify accurate modeling

Simulation was performed using Mentor Graphics Quick VHDL

A short program was used to verify execution

Program performs simple addition and data transfers

Wave

File Edit Zoom Prop Cursor <u>Program</u> /clk = 1 LJMP 0AH /rst = 1 /opcode = 00000000 00000000 + MOV A, #08h /tmp1 = 00000000 00000000 + MOV PSW, A /rar = 00000000 UUUUUUUU + /st = reset cycle8 cycle9 cycle10 fetch reset MOV A, #04h /pc = XXXX + XXXX 00XX 0000 MOV 08h, A MOV 09h, A ADD A, R1 ADD A, R0 us 145

0 not to 2205 not

>  $\leq$ 

00000010		)	01110100	
			)	00001000
addr1	addr2	fetch	addr1	fetch
0001	0002	000A	000B	000C

Program LJMP 0AH MOV A, #08h MOV PSW, A MOV A, #04h MOV 08h, A MOV 09h, A ADD A, R1 ADD A, R0

2 us

#### Wave

1	1110101		01110100		(11110101		
				00000	100		1
	11010000					00001001	
							]
a	ldr1 (ramwrite	fetch	addr1	fetch	addr1	<mark>(ramwrite</mark>	T
0	)OD (000E		000F	0010	0011	0012	
							]
							1
							]
							1
							1
				3	us		
1	28						l

Program LJMP 0AH MOV A, #08h MOV PSW, A MOV A, #04h MOV 08h, A MOV 09h, A ADD A, R1 ADD A, R0

Wave

	<u>(01110100</u>		1111010	01		
		00000100	)			
				00001001		
fetch	addr1	fetch	addr1	(ramwrite	fetch	addr1
	000F	0010	0011	0012		0013
		3 us				

Program LJMP 0AH MOV A, #08h MOV PSW, A MOV A, #04h MOV 08h, A MOV 09h, A ADD A, R1 ADD A, R0

Wave

η						
	00101001		X00101000			
	00001001			<u>X</u> 00001000		
etch	(addr1	data	fetch	(addr1	data	(fetch
	0015	0016		0017	0018	

Program LJMP 0AH MOV A, #08h MOV PSW, A MOV A, #04h MOV 08h, A MOV 09h, A ADD A, R1 ADD A, R0

## The Design Process, Part 2

- Develop block diagram of major units and determine control signals
  - Rewrite VHDL based on previous step
  - Again, simulate execution to verify model
  - Make needed changes in code for Synthesis
  - Synthesize the controller from the VHDL code
  - Download bit stream file to FPGA for hardware verification





The first half of the design process was demonstrated by using a subset of instructions from the 8031

The behavioral model is accurate for instructions implemented

### Sources

### Sarnoff Corporation Charles H. Roth, Jr., <u>Digital Systems Design</u> <u>Using VHDL</u>

Phillip Southard Ohio University / 5 March, 1998 EE 690 Reconfigurable Design