>Variable
assignment

## statement

>Signal assignment
>wait

- Variable assignment statement
> Signal assignment
$\rightarrow$ If statement
- Case statement
> Loop statement
$>$ Next statement
$>$ Exit statement
$\rightarrow$ Null statement
- Procedure call statement
- Return statement
> Assertion statement


## Variable assignment

 statement
## Variable assignment statement $::=$ target:=expression;

architecture RTL of VASSIGN is
signal A, B, J : bit_vector(1 downto 0);
signal E, F, G : bit;
begin
p0 : process (A, B, E, F, G, J)
variable C, D, H, Y : bit_vector(1 downto 0);
variable $\mathrm{W}, \mathrm{Q}$ : bit_vector(3 downto 0);
variable $\mathbf{Z}$ : bit_vector(0 to 7);
variable X : bit;
variable DATA : bit_vector(31 downto 0);
begin ...
end process
end RTL;

## Variable assignment statement

signal A, B, J : bit_vector(1 downto 0); signal $\mathrm{E}, \mathrm{F}, \mathrm{G}:$ bit;
> p0: process (A, B, E, F, G, J)
> -- A, B, J, D, H : bit_vector
$>$ begin
$>\quad \mathrm{C}$
$>\quad \mathrm{X} \quad:=\mathrm{E}$ nand F ;
> $\quad \mathrm{Y} \quad:=\mathrm{H}$ or J ;
> $\mathrm{Z}(0$ to 3$):=\mathrm{C} \& \mathrm{D}$;
> $\quad \mathrm{Z}(4$ to 7$):=($ not A$) \&(\mathrm{~A}$ nor B$)$;
> $\mathrm{D} \quad:=$ ('1', '0');
> W := ( 2 downto $1=>$ G, 3 => ' 1 ', others => ' 0 ');
> DATA $:=$ (others => '0');
> end process;

# Formal Syntax of a signal assignment statement 

VHDL syntax description in metalanguage

## Signal assignment statement $::=$

target<=[transport]waveform_element $\{$,waveform_element $\}$;
waveform_element::=
value_expression[after time_expression]|null[after time_expression]
p0 : process $(\mathbf{A}, \mathbf{B})$

## begin

Y < A nand B after 10 ns ;
$X<=\operatorname{transport} A$ nand $B$ after 10 ns ;
end process;
p1 : process begin

A <= '0', '1' after 20 ns , '0' after $40 \mathrm{~ns}, ~ ' 1 '$ after 60 ns ; B <= '0', '1' after 30 ns , ' 0 ' after 35 ns , '1' after 50 ns ; wait for 80 ns ; end process;

## Signal assignment statements and wait for



A pulse with a duration shorter than the switching time of the circuit will not be transmitted in transport.

## Recall waveforms, transport and inertiall delay

## Signal assignment statement


entity DELAY is end DELAY; architecture RTL of DELAY is signal A, B, X, Y : bit; begin
p 0 : process (A, B)
begin

p1 : process
begin
A <= '0', '1' after 20 ns ,
'0' after 40 ns , '1' after 60 ns ;
B <= '0', '1' after 30 ns ,
'0' after 35 ns , '1' after 50 ns ;
wait for 80 ns ;
end process;
end RTL;

## Role of wait for in discarding



This slide explains the role of wait for to discard part of assignment statement

## Differences between variables and

## signalls

$>1$. Where declared

- Local variables are declared and only visible inside a process or a subprogram.
- Signals cannot be declared inside a process or a subprogram.
- 2. When updated
- A local variable is immediately updated when the variable assignment statement is executed.
- A signal assignment statement updates the signal driver. The new value of the signal is updated when the process is suspended.


# Differences between variables and 

## signals

3. Variables are cheaper to implement in VHDL simulation since the evaluation of drivers is not needed. They require less memory

4 Signals communicate among concurrent statements Ports declared in the entity are signals. Sulbprogram arguments can be signals or variables.
5. A signal is used to indicate an interconnect (net in a schematic). A local variable is used as a temporary value in a function description.
6. A local variable is very useful to factor out common parts of complex equations to reduce the mathematical calculation.
7. Right-hand sides:

- The right-hand side of a variable assignment statement is an expression.
- There is no associated time expression.
- The right-hand side of a signal assignment statement is a sequence of waveform elements with associated time expressions.


## Signals and variables in

## timing diagrams

entity SIGVAL is port (

CLK, D : in bit;
FF2, FF3 : out bit;
Y : out bit_vector(7 downto 0));
end SIGVAL;
architecture RTL of SIGVAL is
signal FF1, SIG0, SIG1 : bit;
begin
p0 : process (D, SIG1, SIG0)
variable VAR0, VAR1 : bit;


Simulation waveform for variables and signalls
begin
VAR0 := D;
VAR1 := D;
SIG0 <= VAR0;
SIG1 <= VAR1;
Y(1 downto 0) <= VAR1 \& VAR0;
Y(3 downto 2) <= SIG1 \& SIG0;
VAR0 := not VAR0;
VAR1 := not VAR1;
SIG0 <= not VAR0;
SIG1 <= not D;
Y(5 downto 4) <= VAR1 \& VAR0;
Y(7 downto 6) <= SIG1 \& SIG0;
end process;

D D
V0 V0
V1 V1
S0 S0
S1 S1
Y Y
F1
F2
V3
F3

$$
\mathrm{Y}<=(\mathrm{S} 1, \mathrm{~S} 0, \sim \mathrm{D}, \sim \mathrm{D}, \mathrm{~S} 1, \mathrm{~S} 0, \mathrm{D}, \mathrm{D})
$$

## Timing of variables versus

chat timing of signals
p1 : process begin
wait until CLK'eyent and CLK = '1'; FF1 <= D; FF2 <= FF1; end process;
p2 : process
variable V3 : bit;
begin
wait until CLK'event and CLK = '1';
V3 := D; FF3 <= V3;

end process;
end RTL;
-Variable V3 changes at the same time as FF1, and so FF3

- FF3 unlike FF2

MORAL: Signals are scheduled, variables change immediately

## Three

## architectures

## entity TEMP is

 end TEMP; architecture RTL of TEMP issignal A, B, C, D, E, F, G, Y, Z : integer;
begin
p0 : process (A, B, C, D, E, F, G)
begin

$$
\begin{aligned}
& \mathrm{Y}<=\mathrm{A}+\left(\mathbf{B} * \mathbf{C}+\mathrm{D}^{*} \mathbf{E}^{*} \mathrm{~F}+\mathbf{G}\right) ; \\
& \mathrm{Z}<=\mathbf{A}-\left(\mathbf{B}^{*} \mathbf{C}+\mathrm{D}^{*} * * F+\mathbf{E}\right) ;
\end{aligned}
$$

end process;
end RTL;
architecture RTL1 of TEMP is
signal A, B, C, D, E, F, G, Y, Z : integer; begin
p0 : process (A, B, C, D, E, F, G)
variable $\mathbf{V}$ : integer;
begin $\begin{aligned} & \text { v calculated } \\ & \text { immediately }\end{aligned}$
$\mathrm{V}:=(\mathbf{B} * \mathbf{C}+\mathrm{D} * \mathbf{E} * \mathbf{F}+\mathbf{G}) ;$
$\mathbf{Y}<=\mathbf{A}+\mathbf{V} ; \mathbf{Z}<=\mathbf{A}-\mathbf{V} ;$
end process;
end RTL1;
The same statements

ger; | First architecture has no variables |
| :--- |
| Second architecture uses variable V |
| Third architecture uses additional signal V |
| Their operation is different because signal V is |
| scheduled and variable immediately assigned |

signal A, B, C, D, E, F, G, Y, Z : integer;
signal V : integer;
begin
p0 : process (A, B, C, D, E, F, G)
begin

$$
\begin{aligned}
& \quad \mathbf{V}<=(\mathbf{B} * \mathbf{C}+\mathbf{D} * \mathbf{E} * \mathbf{F}+\mathbf{G}) ; \\
& \mathbf{Y}<=\mathbf{A}+\mathbf{V} ; \mathbf{Z}<=\mathbf{A}-\mathbf{V} ; \quad \begin{array}{l}
\text { Uses old value } \\
\text { of v, because it } \\
\text { is a signal }
\end{array} \\
& \text { end process; }
\end{aligned}
$$ end RTL2;

First architecture has no variables
Second architecture uses variable V
Third architecture uses additional signal V
Their operation is different because signal $V$ is scheduled and variable immediately assigned

## Sources

> VLSI. Ohio University, Starzyk

