© Giovanni De Micheli Stanford University

Outline

- Resource-dominated circuits.
 - Flat and hierarchical graphs.
 - Functional and memory resources.

• Extensions.

- Non resource-dominated circuits.
- Concurrent scheduling and binding.
- Module selection.

Allocation and binding

• Allocation:

- Number of resources is available. Which resource for which operation.
- Binding:
 - Binding is a relation between operations and resources.
- Sharing:
 - Many-to-one relation. Several operations share one resurce
- Optimum binding/sharing:
 - Minimize the resource usage.

Binding

- Limiting cases of binding:
 - -Dedicated resources:
 - One resource per operation.
 - No sharing.
 - One multi-task resource:
 - ALU.
 - One resource per type.

Optimum sharing problem

• We start from <u>scheduled sequencing</u> <u>graphs.</u>

-Operation concurrency is well defined.

- We consider *operation types* <u>independently</u>.
 - -Problem decomposition.
 - -Perform analysis for each resource type.

Compatibility graphs and conflict graphs

- Operation compatibility:
 - Same type.
 - Non concurrent.
- Compatibility graph:
 - <u>Vertices:</u> operations.
 - <u>Edges:</u> compatibility relation.
- *Conflict* graph:
 - Complement of compatibility graph.

These are the same compatibility and incompatibility graps as we discussed already many times



Algorithmic solution to the optimum binding problem

- Compatibility graph.
 - Partition the graph into a minimum number of cliques.
 - Find <u>clique cover</u> number $\kappa(G_+)$.
- Conflict graph.
 - Color the vertices by a minimum number of colors.
 - Find <u>chromatic number</u> γ(G_)
- NP-complete problems Heuristic algorithms.

Examples of using conflict and compatibility graphs for binding



t1

x=a+b

y=c+d

2

1

ALU2: 2,4

Perfect graphs

• Comparability graph:

 Graph G(V, E) has an orientation G(V, F) with the transitive property.

 $-(\mathbf{v}_{i},\mathbf{v}_{j}) \in \mathbf{F} \land (\mathbf{v}_{j},\mathbf{v}_{k}) \in \mathbf{F}) \implies (\mathbf{v}_{i};\mathbf{v}_{k}) \in \mathbf{F}.$

- Interval graph:
 - Vertices correspond to *intervals*.
 - Edges correspond to *interval* intersection.
 - Interval graphs are a subset of *chordal* graphs:
 - Every loop with more than three edges has a chord.

What is a Perfect graph?

Data-flow graphs (at sequencing graphs)

- The compatibility/conflict graphs have <u>special</u> <u>properties.</u>
 - Compatibility:
 - Comparability graph.
 - Conflict:
 - Interval graph.
- Polynomial time solutions:
 - Golumbic's algorithm.
 - Left-edge algorithm.



We start from scheduled



Left-edge algorithm for coloring interval graph

- Input:
 - Set of intervals with *left* and *right* edge.
- Rationale:
 - <u>Sort intervals</u> by *left* edge.
 - Assign non overlapping intervals to first color using the sorted list.
 - When <u>possible intervals are exhausted</u> *increase color counter* and repeat.

Left-edge algorithm

LEFT_EDGE(I) {

Sort elements of I in a list L in ascending order of l_i ;

c = **0**;

}

while (some interval has not been colored) do {

```
S =φ ;
 r = 0;
 while (\exists s \in L \text{ such that } l_s > r) \text{ do } \{
         s = First element in the list L with l_s > r;
        \mathbf{S} = \mathbf{S} \cup \{\mathbf{s}\};
         \mathbf{r} = \mathbf{r}_{s};
        Delete s from L;
c = c + 1;
Label elements of S with color c;
```





(a)

(b)

Coloring of interval graph





<u>Last slide</u> for today

(c)

(d)

ILP formulation of binding

- Boolean variables b ir
 - Operation **i** <u>bound</u> to resource **r**.
- Boolean variables x _{i1}

– Operation i scheduled to start at step I.



Hierarchical sequencing graphs

- Hierarchical conflict/compatibility graphs.
 - Hierarchical graphs are easy to compute.
 - Hierarchical graphs prevent sharing across hierarchy.
- Flatten hierarchy.
 - Flattening the hierarchy produces bigger graphs.
 - It also destroys nice properties.

Example of Hierarchical conflict/compatibility graphs а TIME 1 + а 2 TIME 2 a * 2 TIME 3 4 3 3 TIME 4 * 3 4 TIME 5 a + 4 TIME 6 a * TIME 7 Compatibility graph Hierarchical Conflict graph (c) sequencing

graphs

Example of <u>Hierarchical</u> conflict/compatibility graphs



Register binding problem

- Given a schedule:
 - Lifetime intervals for variables.
 - Lifetime overlaps.
- Conflict graph (interval graph).
 - Vertices <--> variables.
 - Edges <--> overlaps.
 - Interval graph.
- Compatibility graph (*comparability graph*).

- Complement of conflict graph.

Register sharing data-flow graphs

• Given:

- Variable lifetime <u>conflict graph</u>.
- Find:
 - Minimum number of registers storing all the variables.

• Key point:

- Interval graph:
 - Left-edge algorithm. (Polynomial-time).

Example of Register sharing data-flow graphs



Hierarchical sequencing graphs

Register sharing general case

- <u>Iterative</u> constructs:
 - Preserve values across iterations.
 - Circular-arc conflict graph:
 - Coloring is intractable.
- Hierarchical graphs:
 - General conflict graphs:
 - Coloring is intractable.
- Heuristic algorithms.

Example of Register sharing Conflict general case graph ____ 3 u dx u dx x dx u TIME 1 z1 z2 3 z2 z1 u х v TIME 2 z3 z3 dx z4 TIME 3 z6 z7 z5 z6 z7 TIME 4 u 1..... (a) (b)

Hierarchical sequencing graphs

This leads to circular conflict graph

<u>Example continued</u> Variable-lifetimes and circular-arc conflict graph



circular-arc conflict graph

Compatibility graph

Multiport-memory binding

- Find *minimum number of ports* to access the required number of variables.
- Variables <u>use the same</u> port:
 - Port compatibility/conflict.
 - Similar to resource binding.
- Variables can <u>use any</u> port:
 - Decision variable \mathbf{x}_{il} is TRUE when variable i is accessed at step *l*.
 - Optimum:



Multiport-memory binding

- Find <u>maximum number of variables</u> to be stored through a fixed number of ports
 a.
 - -Boolean variables $\{b_i, i = 1, 2, ..., n_{var}\}$:
 - max $\sum_{i=1}^{n_{var}} b_i$ such that
 - $-\sum_{i=1}^{n_{var}} b_i x_{il} \le a$ $l = 1, 2, ..., \lambda + 1$

Example formulation for Multiport-memory binding

$$\begin{array}{rll} Time - step \ 1 & : & r_3 = r_1 + r_2 \ ; & r_{12} = r_1 \\ Time - step \ 2 & : & r_5 = r_3 + r_4 \ ; & r_7 = r_3 * r_6 \ ; & r_{13} = r_3 \\ Time - step \ 3 & : & r_8 = r_3 + r_5 \ ; & r_9 = r_1 + r_7 \ ; & r_{11} = r_{10}/r_5 \\ Time - step \ 4 & : & r_{14} = r_{11} \wedge r_8 \ ; & r_{15} = r_{12} \lor r_9 \\ Time - step \ 5 & : & r_1 = r_{14} \ ; & r_2 = r_{15} \\ \max \sum_{i=1}^{15} b_i \text{ such that} \\ b_1 + b_2 + b_3 + b_{12} & \leq a \\ b_3 + b_4 + b_5 + b_6 + b_7 + b_{13} & \leq a \\ b_1 + b_3 + b_5 + b_7 + b_8 + b_9 + b_{10} + b_{11} & \leq a \\ b_8 + b_9 + b_{11} + b_{12} + b_{14} + b_{15} & \leq a \\ b_1 + b_2 + b_{14} + b_{15} & \leq a \end{array}$$

Example solution for Multiport-memory binding

- One port a = 1:
 - $-\{b_{2}, b_{4}, b_{8}\}$ non-zero.
 - -3 variables stored: \mathbf{v}_2 , \mathbf{v}_4 , \mathbf{v}_8 .
- Two ports a = 2:
 - 6 variables stored: \mathbf{v}_2 , \mathbf{v}_4 , \mathbf{v}_5 , \mathbf{v}_{10} , \mathbf{v}_{12} , \mathbf{v}_{14}
- Three ports a = 3:
 - 9 variables stored: v₁, v₂, v₄, v₆, v₈, v₁₀, v₁₂, v₁₃, v₁₄

Bus sharing and binding

- Find the *minimum number of busses* to accommodate all data transfer.
- Find the *maximum number of data transfers* for a fixed number of busses.
- Similar to memory binding problem.
- ILP formulation or heuristic algorithms.



• One bus:

- 3 variables can be transferred.

• Two busses:

- All variables can be transferred.

Example of Bus sharing and binding Scheduling and binding Resource dominated circuits

- Area and delay of resources dominate.
- Strategy:
 - <u>Scheduling under area constraints</u>:
 - Minimize latency.
 - -<u>Binding.</u>
 - Share resource within bounds.
 - Decoupling between scheduling and binding.

Scheduling and binding General circuits

- Area and delay influenced by:
 - Sparse logic,
 - wiring,
 - registers and control circuit.
- Binding affects the *cycle-time*:
 - It may invalidate a schedule.
- Scheduling after binding:
 - Binding under restrictive assumptions.
 - Time-frame of operations not yet known.

Scheduling and binding approaches

- *Concurrent* scheduling and binding.
 - ILP model- exact.
 - Some heuristic algorithms.
- <u>Scheduling before binding</u>:
 - Good for DSP application.
- Binding before <u>scheduling</u>:
- Iterative techniques.

Module selection problem

- Library of resources:
 - More than one resource per type.
- Example:
 - Ripple-carry adder.
 - Carry look-ahead adder.
- Resource modeling:
 - Resource *subtypes* with:
 - (area, delay) parameters.

Module selection solution

• ILP formulation:

- Decision variables:
 - Select resource sub-type.
 - Determine (area, delay).
- Heuristic algorithms:
 - Determine **minimum latency** with fastest resource subtypes.
 - Recover area by using slower resources on noncritical paths.



Second Example of Module selection solution for the same problem

- Latency bound of 4 (which is better!).
 - Fast multipliers for $\{v_1, \dots, v_2, v_3\}$.
 - <u>Slower multipliers</u> can be used elsewhere.
 - Less sharing.
- *Minimum-area design* uses fast multipliers only.



2 multipliers2 ALUs



- Resource sharing is reducible to *coloring/cliquecovering*.
- Simple for *flat graphs*.
- Intractable, but still easy in practice, for other graphs.
- More complicated for non resource-dominated circuits.
- <u>Extension</u>: module selection.