#### Problem 10. Minimization of Incompletely Specified Finite State Machines.



Machine M

- Given is Machine M
- (a) Find the minimal machine (in the number of states) that is equivalent to machine M
- (b) Draw the triangular table of machine
   M
- (c) Solve the triangular table
- (d) Find the maximal compatible groups of states
- (e) Solve graphically the covering/closure problem.
- (f) Formulate algebraically the binate covering problem.
- (g) Realize the machine using <u>JK flip-</u> <u>flops</u> and combinational gates.



af compatible under de, de compatible under af, ef compatible under af





It can be observed that the machine is realized in the next problem since this is the same machine. So, you minimize the machine and next encode it and realize with JK ffs. This is a smarter approach that realizing the non-minimized machine which would lead to too big problem.

The binate covering Problem.

Given is a set of symbols S. Given is a set of groups G such that (for each group  $g_j \in G$ ) [ $g_j \subseteq S$ ]

Select set G1  $\subseteq$  G such that:

1)  $\bigcup$  g<sub>i</sub>  $\in$  G1 = S

2)[ ( $g_j \in G1$ ) and IMPLY( $g_j, g_r$ )] ==>  $g_r \in G1$ 





Reduced to satisfiability formula

 $\begin{array}{l} (A+B+D)G(A+F)(B+C+D+E+F)(C+D) \\ (E+G) \end{array} H$ 

\* (B-->F)(C-->B+D)(D-->F)(F-->B+D)

#### Problem 11. Realization of Synchronous Finite State Machines.



- (a) Given is machine from the left. Realize this machine using D flip-flops and the excitation and output functions that would depend on the minimum total number of variables.
  - (b) If you cannot minimize all these functions, try to minimize at least some and prove that you minimize them by some systematic method.
    - You do not have to prove that your solution is optimum but you must proceed rationally using the methods shown in class.
    - While solving this problem think about all FSM optimizing methods discussed in our class.
- (c)Using the final schematics demonstrate that you indeed minimized the number of arguments of <u>some</u> functions. Write specifically which ones. Prove with your comments that you understand the principles of state assignment and not only the procedure.



P(0)=(AD, BC, E), P(1)=(ACE, BD)

{afe, bg, de} are groups of compatible states from the minimization of states. Encode A=afe, B=bg, C=de, D=c, E=h leads to the table below:

AC/0A/00IBD/1E/00ICD/0A/00IDC/0E/00IEB/1A/11I

P0(0) = (BE, ACD)P0(1) = (E, ABCD)

$$Pc(0) = BCD$$
  
 $Pc(1) = AE$ 

Thus 1--> (BCD, AE) and this partition should be taken to simplify excitation function. The respective ff will depend only on input signals.

P(0) generates (AD,BCE), (ADE,BC) and (E,ABCD) which was already found. Assume (ACE, BD). Calculate product:

(BCD, AE) \* (ACE, BD) = (C, BD, AE) thus B and D should be separated and states A and E should be separated. This can be done by P0(0) or (AD, BCE)



#### Solution to Problems 11 and 10.

Output z

Realization with JK FFs.



Using standard methods for JK FFs we get: J1 = a'K1 = aJ2 = a'K2 = Q1 a' + a Q3'J3 = Q2 a'K3 = a + Q2' = (Q2 a')'

# Problem 12. State Assignment of Synchronous Finite State Machines.



a b



Transition table

Output table

Given is machine M2 described with the following transition and output tables

#### **Partitions from Transition Table**

$$P(00)={AD,BC}$$
  
 $P(01)={AB,C,(D)}$   
 $P(11)={AD,BC}$   
 $P(10)={AB,CD}$ 

Observe that there is only one set of proper partitions that are determined by partitions determined from transition table:

 $T1 = {AB,CD}$ 

$$T2 = \{AD, BC\}$$

a b

	00	01	11	10
A	Α	Α	В	С
B	В	A	С	С
C	В	С	С	В
D	A		В	В

**Partitions from the Output Table:** 

Po(00)=1

 $Po(01) = \{AC, B, (D)\}$ 

Po(11)=1 (the simplest out of many)

 $Po(10) = \{AD, BC\}$ 

Thus select T2 and T3={AC,BD}

a b



Concluding, I select partition T1 for sure and T2 since it will simplify two columns of transitions.

Another choice would be to select T1 and T3.



As we see, simplified groups are composed of groups from previous slide that are in turn found from partitions



## Solution to Problem 12.rule-based







transitions



Next states



outputs

Assume that transitions are twice more important we get:



#### Solution to Problem 12.rule-based



B occurs most often so is encoded by 00

Which leads to encoding A=01, B=00,C=10, D=11

This is the same set of partitions as before, so the result is very similar in terms of realization cost.

### Solution to Problem 12.hypercube



## This leads again to solutions {T1,T2} and {T1,T3}

### Solution to Problem 12.multi-line





No pairs of proper partitions. This method gives nothing new. {AD,BC} is best.{AC,BD} worst. So solution is T1,T2



#### Problem 13. Scheduling and Register Allocation.



1 subtractor.







One more solution: 3 cycles, 3 registers, 2 adders, 1 subtractor.

This solution is not better. From now on, several variants of solving this problem are possible and I just show one of them.



### Problem 14

- Schedule and allocate resources for each
- operation, minimizing area and latency as much as possible.

- (a) Find the solution with the smallest area
- (b) Find the solution with the smallest latency.
  - In points (a) and (b) you are not required to give an optimal solution, since that may prove to be more difficult than can be done in a reasonable amount of time.
  - But you have to demonstrate that your reasoning is correct, you understand the problem and know at least some scheduling and allocation methods.

Unit	Size	Function
Multiplier	8	*
ALU	4	>,+,-
Comparator	2	>
Adder	2	+
Subtractor	2	-



Obviously only multiplier is the only operation for \*. ALU withcost 4 does the same as comparator, adder and subtractor of cost 6. So the smallest area is 8+4=12.

We will need muxes for scheduling. See next slide.

Unit	Size	Function
Multiplier	8	*
ALU	4	>,+,-
Comparator	2	>
Adder	2	+
Subtractor	2	-

In this figure the latency is 5 (the shortest possible - ASAP), but the cost is 3multipliers\*8+2adders\*2+1co mparator\*2+1 subtractor\*2 =24+4+2+2=32

So our trade-off is to find not slower than 5 with cost better than 12. Let us first find small cost solution.

to 5.









7 cycles.

### Problem 15. From Verilog to sequential logic circuit

#### **module DIFFEQ** (x, y, u , dx, a, clock, start);

```
input [7:0] a, dx;
inout [7:0] x, y, u;
input clock, start;
reg [7:0] xl, ul, yl;
always
  begin
  wait (start);
  while (x < a)
      begin
          \mathbf{x}\mathbf{l} = \mathbf{x} + \mathbf{d}\mathbf{x};
         ul = u - (3 * x * u * dx) - (3 * y * dx);
         yl = y + (u * dx);
        @(posedge clock);
        \mathbf{x} = \mathbf{x}\mathbf{l}; \mathbf{u} = \mathbf{u}\mathbf{l}; \mathbf{y} = \mathbf{y}\mathbf{l};
  end
endmodule
```

(a) Design the complete Data Path and Controller for this example. Any method from the class is applicable for any part of the complete design procedure.

(b) Explain yourselections of methodsand design decisions.(c)Verify your solution.



Circuit optimized for speed. Some standard transformations of data path used. I selected this method to avoid time-consuming design of a control unit. Standard register with enable is used.

x,u and y are the same io signals as on top